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Our work reduces power consumption by minimizing 
wirelenglh and hop-counl of an asynchronous NoC using 
simulated annealing and force-directed algorithms. Asyn­
chronous NoCs (aNoCs) can provide important benefits 
over clocked NoCs. However, there is little published re­
search on generating a custom, optimized aNoC for a fixed- 
function, power-constrained system-on-chip (SoC). Such 
tools must consider physical SoC properties and especially 
NoC link delay and power. Our research is motivated by 
this need, and the mantra that “transistors are fast, wires are 
slow and power-hungry,” due to process scaling differences 
between transistors and global wires.
We consider an aNoC composed of simple, three bidi­
rectional port routers, connected into a tree-based topology. 
These optimization techniques are for a single use-case SoC 
using soft-IP cores. The key insight is that by reducing 
router complexity and size as much as possible, the routers 
can be placed nearly anywhere on the floorplan, including 
inside the core outline. This flexibility has the potential to 
reduce wirelenglh and better utilize the asynchronous chan­
nel property that physically closer routers or wire pipeline 
buffers will have a reduced cycle-time.
Our methodology takes as input communication proper­
ties of a SoC and approximate IP core dimensions. Commu­
nication between cores is given by two values: the average 
bandwidth and the minimum required bandwidth, similar to 
a core graph. We use the Parquet floorplanner to determine 
core locations, minimizing a combination of area and wire- 
length based upon the core graph information. Our tool then 
fixes the router positions, and & floorplacement using Capo 
or a similar tool can be done on the full netlist.
We use simulated annealing (SA) to explore tree-based 
topologies, using a neighbor-state selection function that 
maintains a tree topology. The fitness of a solution is based 
on two metrics: weighted wirelenglh and hop count, which 
factors in the traffic quantity of each path, as the amount 
of data carried by a link or router also affects its power. 
This fitness value is minimized to represent a desire for low 
power and routing congestion. Router locations must be 
known to find wirelenglh, so we developed a force-directed 
method to place routers on the floorplan, which is integrated
with the SA process. The general idea is that “force” is ap­
plied to each router causing movement in the direction that 
will shorten the source-to-destination path through the net­
work. The magnitude of this force is proportional to the 
amount of traffic a path carries and its wirelenglh.
We evaluated this work by noting the fitness improve­
ment from the initial solution to the final post-SA solution. 
The initial solution is a balanced tree, constructed with 
highly communicating cores topologically near each other, 
and routers placed by our force-directed method. Three 
SoCs were used: a 12-core MPEG4 decoder, a 33-core, 
and a 50 core SoC, where the latter two had “synthetically 
generated” traffic patterns estimating possible designs. We 
varied the influence that wirelenglh (WL) has compared to 
router hops on solution fitness to account for a range of pro­
cess technologies or implementation details, such as wire 
repeater sizing and spacing. The percent of improvement 
ranged from 17% to 47%, with the MPEG4 design showing 
the most benefit, as it had the least uniform communication 
requirements. The improvement differences by varying 
the WL:Hop influence ratio were small, but showed this 
methodology is increasingly valuable as wires become 
more power-dominant.
Figure 1 shows the 50-core SoC floorplan after network 
optimization. We observed a clustering of routers in certain 
areas, which may hint at a further use of these methods, 
such as determining where to “merge” small routers into a 
single higher-radix router.
Fig. 1. NoC topology and router placement.
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